Europäisches Patentamt

European Patent Office Office européen des brevets



(11) EP 1 605 523 A1

(12)

EUROPEAN PATENT APPLICATION bublished in accordance with Art. 158(3) EPC

- (43) Date of publication: 14.12.2005 Bulletin 2005/50
- (21) Application number: 04718410.6
- (22) Date of filing: 08.03.2004

- (51) Inf CL7: H01L 33/00
- (86) International application number: PCT/JP2004/002982
- (87) International publication number: WO 2004/082034 (23.09.2004 Gazette 2004/39)
- (84) Designated Contracting States:
 AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
 HU IE IT LI LU MC NL PL PT RO SE SI SK TR
 Designated Extension States:
 AL LT LV MK
- (30) Priority: 14.03,2003 JP 2003069711
- (71) Applicant: Sumitomo Electric Industries, Ltd. Osaka-shi, Osaka 541-0041 (JP)
- (72) Inventors: • ISHIDU, Sadamu
 - Itami-shi, Hyogo 664-8016 (JP)


- HIGAKI, Kenjiro Itami-shi, Hyogo 664-0016 (JP)
- Itami-shi, Hyogo 664-6016 (JP

 ISHII, Takashi
- Itami-shi, Hyogo 664-0016 (JP)
- TSUZUKI, Yasushi Itami-shi, Hyogo 664-0016 (JP)
- (74) Representative: Cross, Rupert Edward Blount BOULT WADE TENNANT, Verulam Gardens 70 Gray's Inn Road London WC1X 8BT (GB)

(54) SEMICONDUCTOR DEVICE

(57) A semiconductor davlee for adequately removing heat generated by a semiconductor element is provided. A semiconductor davlee 100 is equipped with a substrate 2, having a bottom surface 2b and an element mounting surface 2b which is positioned on the opposite side of bottom surface 2b, and a semiconductor element 1, having a main surface 1a which is mounted onto element mounting surface 2a. With L being the length in the long direction of main surface 1 and It being the distance between bottom surface 2b and element mounting surface 2a, the ratio H.I. is 0.3 or greater. When the semiconductor element is a light emitting element, eleement mounting surface 2a is a cavity 2u, and element 1 is provided in cavity 2u. A metal layer 1 3 is provided on the surface of cavity 2u. In addition, when an electrode 32 which connects to an external part is provided on main surface 1a, on the cavity side of the part which connects with electrode 32, main surface 1a is provided with a groove. The groove is for preventing outward flow of connection member 34 of electrode 32.

FIG 1



Printed by Joove, 75001 PARKS (FR)

Description

Technical Field

[0001] The present invention relates to a semiconductor device, in particular, the present invention relates to a semiconductor device equipped with a semiconductor light emitting element such as a semiconductor laser or a light emitting diode or the like.

Background Art

background .

[9002] As there has been demand for increasing performance in semiconductor devices, there has also been a dramatic increase in the amount of heat generated by the semiconductor elements mounted on semiconductor devices. The same is true for semiconductor light emitting display devices such as semiconductor lasers, light emitting diodes, and the like. Therefore, the material onto which the semiconductor element is mounted preferably has the same coefficient of thermal expansion as the semiconductor element and has a high thermal conductivity. One example of a semiconductor device with an improved heat releasing construction is disclosed in Japanese Examined Patent Number 4-36478. This substrate is a composite material having main components of copper, tungsten, and molybdenum, its coefficient of thermal expansion is close to that of the mounted semiconductor light emitting element at 5.0 to 8.5 x 10°5/K. In addition, its thermal conductivity is high at 200 W/m-K or greater. With the present invention, elements will be represented by their chemical symbols with copper as Cu, tungsten as W, and the like, in addition, with the invention disclosed in Japanese Laid-Open Patent Number 2002-232017, although the object of the invention is to improve the light emitting efficiency of the semiconductor device, the substrate, which is provided with a conductive part, is a flat board-shaped ceremic with a high thermal conductivity. However, depending on the field of application, with these semiconductor devices, including these types of light emitting devices, there is a demand for high output from the semiconductor element. As a result, there has been a trend toward increased size of the semiconductor element, and the amount of heat generation has also dramatically increased. Particularly with semiconductor devices with semiconductor light emitting elements, there has been a dramatic increase in the amount of light emission, and a concomitant increase in the size of the element and dramatic increase in the heat generation. As a result, there is a need for new means for improving the heat release efficiency around the heat generating area of the semiconductor device.

Disclosure of Invention

30

[0003] In order to solve the above problems, the present inventors have researched the construction of the area around the semiconductor element. The present invention provides a semiconductor device comprising a semiconductor element, and a substrate which has an upper surface onto which the element is mounted and a bottom surface which is positioned on the opposite side. With I, being the length of the long edge of the main surface of the semiconductor element and H being the distance from the semiconductor element mounting part on the upper surface of the substrate to the bottom surface, the ratio H/L is 0.3 or greater, With this invention, the heat generated by the semiconductor element is adequately released, and the lifespan of the semiconductor device is extended. In addition to the above, the semiconductor device of the present invention has a semiconductor element which is a light smitting element. The part of the heat releasing substrate on which this light emitting element is mounted is formed as a cavity, in addition, a metal layer is formed on the top surface. With this, the heat releasing property is improved, and in addition, the light from the light emitting element is reflected by the metal layer, and the light emitting efficiency of the device is improved. Furthermore, in addition to the above, with the semiconductor device of the present invention, a connection member which connects between the light emitting element and the terminal plates for power supply are placed at a position separated from the cavity, and a means for preventing the connection member from invacing the cavity is provided on the upper surface next to the connection member. With this, the connection member does not cover the metal layer in the cavity, and a reduction in the light emitting efficiency of the device is precluded,

50 Brief Description of Drawings

[0004]

Figure 1 is a cross-sectional diagram showing an example of a semiconductor device according to an implementation mode 1 of the present invention.

Figure 2 is a perspective view showing one mode of a semiconductor element represented in Figure 1.

Figure 3 is a perspective view showing another mode of a semiconductor element shown in Figure 1.

Figure 4 is a cross-sectional diagram of a semiconductor device describing heat release.

Figure 5 is a cross-sectional diagram showing an example of a semiconductor device according to an implementation mode 2 of the present invention.

Figure 6 is a perspective view showing one mode of a semiconductor light emitting element shown in Figure 5. Figure 7 is a cross-section showing an example of a semiconductor device according to implementation mode 3 of the present invention.

Figure 8 is a diagram representing an enlarged cross-section of one mode of the area indicated by V in Figure 7.

Best Mode for Carrying Out the Invention

0.45 to 1.5, and more preferably it is between 0.5 and 1.25.

p [0005] Referring to the drawings, the implementation modes of the present invention are described below. In the following implementation modes, parts that are the same or are corresponding parts are given the same reference numbers, and their describings are not repeated.

(Implementation mode 1)

[9006] Referring to Figure 1, there is a cross-section representing an example of a semiconductor device according to implementation mode 1 of the present invention. Figure 2 is a perspective view showing one mode of the semiconductor element represented in Figure 1. In a semiconductor device 100 of Figure 1, there is a semiconductor element I having a main surface ta. There is a substrate 2 which is integrated with a frame part 2c on which the element is mounted. Substrate 2 has an upper surface 2a and a lower surface 2b. There is a distance H between these two surfaces. Main surface 1a of semiconductor element 1 is opposite upper surface 2a of substrate 2. In the present situation, main surface 1a is a rectangle. The length of the long side of main surface 1a is a length L, corresponds to that of long side 11. The length in the short side direction corresponds to that of short side 12. This is the same for other implementation modes, but if main surface 1a is rectangular, normally, the surface of the other side is approximately the same shape. However, this does not always have to be the case. As shown in Figure 3, there are examples of the main surface being other than a rectangle. The length in the long direction of the main surface of the semiconductor element of the present invention is measured from the outline of an image projected in a direction percendicular to the main surface. Examples are shown in Figures 3A through 3E. The part displayed as L is the length in the long direction. For example, if it is a circle or square, length L is the diameter or the length of one of its sides, respectively. If it is an ellipse, it is the length of the major axis. The distance between the upper surface and the lower surface of the substrate is H. In the semicenductor device of the present invention, ratio L/H is 0.3 or greater. Preferably ratio L/H is

[0007] Although it is the same for the other implementation modes, Figure 4 is a cross-sectional diagram of a semiconductor device for schematically describing the release of heat. When a heat Q is generated from semiconductor igith emitting element 1, as shown by arrows 50, the heat spreads within substrate 2 and is transmitted to bottom surface 25 of substrate 2. By making distance 2 larger, the area contributing to the heat release of bottom surface 25 of substrate 2 is enlarged. In other words, the heat generated from semiconductor ight emitting element 1 is efficiently released. In order to increase distance Z, distance H must be increased. As a result, in the present invention, distance 1 is increased, and the amount of heat release from bottom surface 25 is increased. In addition, in order to have a reliable heat release of fort, distance Y in preferably Z times or greater the length L of first side.

[0008] Although it is the same for the other implementation modes, substrate 2 is a heat releasing member. The material will depend on the package design according to the needs of the semiconductor device. In addition to packaging the semiconductor device, there is also the need for ease of manufacturing, light weight, and a long usage lifespan. However, as described previously, the most important properties are that the heat expansion factor be similar to that of the semiconductor element and that it has a high heat conductivity. The heat conductivity of the substrate of the present invention is 170 W/mFx or greater, and preferably 200 W/mFx for greater.

[0009] The material of the substrate is (1) various inorganic and organic materials and their compounds, (2) composite material in which these various inorganic and organic materials are microscopically mixed without being chemically combined. (3) combined material in which these materials are microscopically orbitions.

0010] For the Inorganic materials of (1), examples include: semi-metals such as carbon (for example, graphito, diamond), Si, and the like, metal materials having as the main components Al, Cu, Ag, Au, and transition metals for Groups 4 through 7a, 8 a of the periodic table, compounds of semi-metals and metals such as TG, ZM, and the like; compounds of semi-metals such as SiG, B₄C, and the like; compounds of semi-metals and non-metals such as SigN₄ and BN and the like; and compounds of metals and semi-metals such as AlN. For the organic materials, those are compounds present in living organisms, in the natural world, and those which are synthesized. Examples include DNA.

enzymas, natural or symthetic rubber, libers, resin, organic metal compounds, and the like [0011] For (2), the various materials of (1) are microscopically mixed and dispersed or arranged. For example, there are various composite materials, such as Cu-W, Cu-Mo, AR-SC, AR-NN, Ag-C, SI-SiC, and the like. For (3), some of

the maternals from (1) and (2) are combined in bulk. This can take many forms. Examples include: layered bodies of Cu and Mo, Al and SiC, and the like, board-shaped examples with the middle part being Cu and the outer perimeter being Cu-Mo: functionally layered examples in which there is a gradient with the amount of Cu changing in the thickness direction of a Cu-Mo layer, and the like. These are created as appropriate depending on the package design. We will introduce implementation examples of representative substrates below.

[9012] For example, with composite material of Cu-W or Cu-Mo as described previously, when the Cu content is in the range of 5 to 40% by mass, the coefficient of thermal expansion is normally 5 to 12 x 10 6/K. In addition, when using composite meterial with a main component of Al-SiC for substrate 2, when the SiC content is in the rance of 10 to 70% by mass, the coefficient of thermal expansion is in the range of 6 to 20x10-6/K. With the assumption of using a semiconductor element 1 of GaN, GaAs, InP, or Sil, their coefficients of thermal expansion are in the range of 3 to 7x10°6/K. Therefore, it is preferred to have the coefficient of thermal expansion close to this range. Therefore, with composite material of Cu-W or Cu-Mo, the Cu content is preferably in the range of 5 to 40% by mass, more preferably in the range of 10 to 35% by mass, and even more preferably in the range of 10 to 20% by mass. For these composite materials, a molded body with a main component of W or Mo powder is made, or this is further sintered, and a percus body is created. Cu is infiltrated into the pores (infiltrating method). Alternatively, a mixture of powder with main components of Cu and W or Cu and Mo is molded, and this is sintered (sintering method). In addition, for example, when a composite material of Al-SiC is used for the substrate, the Al content is preferably in the range of 25 to 35 % by mass. This material is manufactured by the following methods; a casting method in which SIC powder is dispersed in Al molten solution and cooled; an infiltration method in which AI is infiltrated into the pores of a porous body having a main component of SIC; a sintering method in which after molding a mixture having main components of Al powder and SIC powder, this is sintered.

[0013] In addition, although not shown in the figures, in order to form an electrical connection with semiconductor element 1, a connection means, such as a bonding wire, flip chip, via hole, and the like, is provided between substrate 2 and semiconductor element 1.

5 [0014] Although it is the same for the other implementation modes of the present invention, a metal layer 13 is formed on element mounting surface 2a of substrate 2 for connection with the semiconductor element or for electrifying the element. In this situation, in order for the metal layer to have adequate joining strength, the surface roughness of surface 2a preferably has a maximum roughness by JIS standards (JIS 8 0001) of Rmax in a range of 0.1 to 20 micrometers. When the maximum roughness by JIS standards (JIS 8 0001) of Rmax in a range of 0.1 to 20 micrometers. When the maximum roughness is less than 0.1 micrometers, an anchoring effect is difficult to adeorable 20 micrometers, the amount of adeorable gas such as oxygen and the like on surface 2a increases, and the amount of gas released when forming the metal layer increases, and the degree of vacuum needed for film formation is difficult to achieve. More preferably, filmax is between 0.1 micrometers and 8 micrometers. When Rmax exceeds 8 micrometers, holes are easily generated during joining, and there can be unevenness in joining strength.

[013] With the semiconductor device of the present invention, by having the dimensions of the substrate and the main surface of the semiconductor element within a prescribed range as described above, the heat generated by the element is released smoothly. With this, the effects of excess temperature rise by the element, such as reduction in output of the semiconductor device or the deterioration of members near the element, is reduced greatly, increased output from the device and extended usage life is possible.

(Implementation mode 2)

an

[0015] Refarring to Figure 5, there is shown a cross-section of a semi-conductor device according to Implementation mode 2 of the present invention. In this situation, semiconductor element 1 is a light emitting element. The design of device 100 is controlled as described above with regard to H.M. Metal layer 13 is formed on element mounting surface 2a and is preferably formed with the surface form as described above. With this implementation mode, the metal layer is normally constructed from a metal with a high reflectance such as silver or aluminum or from a metal having a main component of a higher effectance metal. Metal layer 13 is formed by planting or vargor deposition so that all convers the element mounting surface. The metal layer is per formed on other parts, not just the element mounting surface, or it may be formed on the entire surface of substate 2. When the substrate body is conductive, for example if it is of a metal metal are the layer in the substrate body is conductive, for example if it is of a metal metal are the layer than the substrate body is conductive, for example if it is of a metal metal rate or the like, bright silver plating by an electropisting method is preferred. In addition, if the reflectance of the element mounting surface, the surface of substrate 2 without cavity 2u and have metal layer 13 is provided in a cavity 2u, but it is also possible to use a substrate 2 without cavity 2u and have metal layer 13 provided on element mounting surface.

[0017] The thickness of substrate 2, or in other words the distance H from bottom surface 2b to element mounting surface 2a, can be established according to the dimensions of semiconductor light emitting element 1. For example, distance H can be 0.3 mm or greater and 10 mm or less.

[0018] Semiconductor light emitting element 1 is provided so that it contacts metal layer 13. The element is constructed from a compound semiconductor light emitting element of the II-VI group or III-VI group, such as ZnSe, GaAs, GaP, GaN, IIP, and the like. Here, group II elements include are (Zh) and cadhumir (ZQ), Group III elements include boton (B), aluminum (AI), gallium (Ga), and indium (In), Group V elements include nitrogen (N), phosphorus (P), arsenic (As), and antimony (Sb). Group V elements include oxygen (O), sulfur (S), selonium (Se), and tellurium (T). These compound semiconductors can be formed on top of a substrate of sapphire or the like.

[0019] Substrate 2 can be constructed from a Fe-Ni alloy or Fe-Ni-Co alloy, for example. In addition, there can be an intermediate layer (not shown) provided between element mounting surface 2a and metal layer 13. For the intermediate layer, examples include Ni, Ni-Cr, Ni-Pi, Ni-Di, Co, Lo, and Au, and the file. These are formed by plating, When forming by vapor deposition, examples include Ti, V, Cr, Ni, NiCr aloy, Cu, W, Zr, Ni, and Tia, and the like. In addition, the mitermediate layer can be multi-layered with a plating layer and/or vapor deposition layer described above. The thickness of the intermediate layer is preferably 0.01 to 5 micrometers, and more preferably 0.1 micrometers to 1

[0020] In this implementation mode, the relationship between length. Lin the long direction of main surface 1 a of the semiconductor element and the distance H between the upper surface and lower surface of substrate 2 is the same as in the previous implementation mode. Figure 6 shows a perspective view of the semiconductor element of this implementation mode. In this situation, the element has a step part 1d, but this can be eliminated. Sice 1 is the long side of semiconductor light orniting element 1, and side 12 the short side. In this situation, the length of side 11 corresponds to length L, and extends approximately perspendicular to step part 1d of light emitting element. Side 12 extends approximately parallel to the step part. There are situations when sides 11 and 12 are approximately the same length. When main surface 1s is not rectangular, it is as described previously. For example, even if main surface 1s is rectangular but with rounced corners, an extrapolation line is drawn along the outline projection of main surface 1a, and this is determined to be long side.

[0021] In this implementation mode, with semiconductor light emitting element 1, power is supplied from main surface 1 a and/or from the side opposite of main surface 1s. Light is emitted from a light emitting layer (not shown) provided within semiconductor light emitting element. Semiconductor light emitting olement can be a light emitting dole, or it can be a semiconductor last. In addition, the wavelength of the light generated by semiconductor light emitting element is not particularly limited.

[0022] There are holes 2h which pass through substrate 2. Holes 2h are approximately cylindrical in shape. On the oil side of holes 2h, there are an insulating glass 4 and pins 3a and 3b. Pins 3a and 35 supply power to semiconductor light emitting element 1 and are constructed from stainless steel (SUS) or a Fc-O-ti alloy, in addition, as long after electrical resistance is small, pins 3a and 3b can be formed from other compositions, insulating glass 4 is provided for positioning of pins 3a and 3b inside holes 2h. Insulating glass 4 files holes 2h and also has the function of insulating pins 3a and 3b and substrate 2.

39 [0023] Bonding wires 21 and 22 electrically connect pins 3a and 3b with semiconductor light emitting element 1. The power supplied from pins 3a and 3b is supplied to semiconductor light emitting element 1 via bonding wires 21 and 22. Bonding wires 21 and 22 and be constructed from gold, durninum, or their allays.

[0024] In order to have increased output for semiconductor light element 1, the length in the long direction, in other words, the length L of the long side is preferably 1 mm or greater, or the surface area of main surface 1 a is preferably 1 mm² or greater.

10025] If the heat generated from semiconductor light emitting element 1 is not adequately released to the exterior and removed, the temperature of the element itself isses. This could result in reduced light emitting efficiency, and it may lead to shifting of wavelengths of light so that light is no longer being emitted at a constant color. Furthermore, due to the heat, peripheral members such as fluorescent bodies and the like can deteriorate. As a result of the above, the lifespan of the semiconductor device is shortened. In particular, when length L of the light emitting element exceeds 1 mm, the temperature in the central part of the element lends to rise, and is lifespan is shortened. In the semiconductor devices of the present implementation mode, because H/L is optimized, an adequate release of heat is conducted, and the above problems are keen in check.

[0026] In addition, with implementation mode 2, in addition to the above improvements in heat release, the light from the light emitting element is reflected by the metal layer, and the light output of the device is increased.

(Implementation mode 3)

[0027] Figure / shows a cross-section of a semiconductor device according to Implementation mode 3 of the present invention. Figure 8 is a cross-section showing an enlargement of the area within circle V of Figure 7. The design of this semiconductor device is controlled as described above with regard to ML. A mittail layer is formed on the element mounting surface and is preferably formed with the surface form as described above. The metal layer has a role of reflecting light entitled by light entitling element. 1. As shown in Figure 7, unlike with Implementation mode 2, semiconference and the preferable of the property of the property of the preferable of the property of the p

30

ductor device 100 of this implementation mode has no pins. A connection member 33 is provided on top of substrate 2. A terminal plate 34, which is formed from an insulating plate 31 and an electrode 32, is affixed to substrate 2 by connection member 33. Connection member 33 is a solder or an adhesive for example. A groove 21 is formed on substrate 2 in order to prevent connection member 33 from flowing into cavity 2u. If connection member 33 flows into cavity 2u, this results in surface unevenness in cavity 2u, and the light reflectance is reduced. Other means may be used as long as the same object is achieved. For example, there can be an area with bumps, insulating plate 31 is constructed from ceramic, for example, However, instead of insulating plate 31, an insulating film, such as allicon nitride film or silicon oxide film can be provided. On top of insulating plate 31, there is a conductive electrode 32 for electrical connection with bonding wires 21 and 24. This electrode is formed by printing, vacuum deposition, plating, and the like. Groove 2t can be formed by mechanical processing or sand blasting. In addition, groove 2t can be formed by partially removing the undercoat plating formed on the surface of substrate 2 or it can be provided in a region which is not plated. The width of the groove is preferably 50 micrometers or greater and 1 mm or less. More preferably, it is 100 micrometers or greater and 500 micrometers or less. If the width is too narrow, the connection member can easily get over the groups. If the width is too large, it becomes wasted space. As described above, implementation mode 3 of the present invention has a connection member 93 which is provided at a separate position from cavity 2u and which connects substrate 2 with terminal plate 34. Substrate 2 is provided with a groove 2t as a means for preventing connection member 35 from flowing into cavity 2u. With this construction, the semiconductor device of implementation mode 3 of the present invention prevents reduction in light emitting efficiency of the device by preventing the connection member from covering the metal layer in the cavity.

Embodiments

20

[0028] With the embodiments, using semiconductor devices 100 shown in Figures 1, 7, and 8, the temperatures of semiconductor light emitting elements 1 when semiconductor light emitting elements 1 were illuminated were measured.

(Embodiment 1)

[0029] First, a semiconductor device 100 having a construction as shown in Figure 7 was prepared. The substrate
was constructed from a composite material containing copper at 15% by mass and thurst as the semiconductor light emitting element 1 was a Galvi series compound semiconductor light emitting element 1 was a Galvi series compound semiconductor light emitting element 1 was a Galvi series compound semiconductor light emitting element 1 was a Galvi series compound semiconductor light emitting element surface 25 of semiconductor device 100 was mounted on top of a copper frame. Using materials described above, and having various measurements for dimension Y of substrate 2, dimension 1. (length L. of the long sledy of the element, and substrate thickness H (distance H from element mounting surface 2a to bottom surface 2b), the samples shown in

Table 1 were prepared.

[0030] The semiconductor light emitting elements 1 from Samples 1 through 10 were illuminated with a current of 1A. After one minute of flumination, temperatures 11 were measured by using a radiation thermometer (noncontact), illumination was continued, and after three minutes of illumination, measurements for temperature. To were taken for each of Samples 1 through 9. The rate of temperature increase ([73-11])/T1) were measured for each of Samples 1 through 10. These results are also shown in Table 1. With regard to the rate of temperature increase shown in Table 1, the double circle indicates that the rate of temperature increase was less than 20%. An IX indicates that the rate of temperature increase was 20% or greater, as seen from Table 1, Sample 2, which is outside the scope of the present invention, had a large rate of temperature increase. As a result, it can be seen the heat releasing property for Sample 2 was poor. For all other samples, because they are within the scope of the present invention, had the rate of temperature increase.

Table 1

50	Sample No.	Substrate dimension Y (mm)	Element dimension L (mm)	Substrate thickness H (mm)	HVL.	Rate of temperature increase
55	1	3	1	1	1	0
	2	3	1	0.2	0.2	Х
	3	з,	1	0.3	0.3	0
	4	3	1	0.45	0.45	0

Table 1 (continued)

			(20010 . (001	norta day		
	Sample No.	Substrate dimension Y (mm)	Element dimension L (mm)	Substrate thickness H (mm)	H/L	Rate of temperature increase
5	5	3	1	0.5	0.5	0
	6	3	1	0.75	0.75	0
	7	3	1	1.25	1.25	0
10	8	3	1	1,5	1.5	0
	9	3	1	2	2	0
	10	2	1	1	1	0

[0031] In addition, samplos with the substrate construction of Figure 1 were prepared. The substrates were approximately the same size as the above substrates and were made of composite material containing Ai at 07% by mass and SiC at 70% by mass. Semiconductor elements of approximately the same size as the light meltiting legant described above were used. The samples were in the approximately the same range of H/L as above. By following approximately the same steps and in the approximately same H/L range as described above, when the rate of temperature increase was confirmed, results with the same throats as described above were obtained.

[0032] The implementation modes disclosed are all examples and are not restrictive. The scope of the present invention is indicated in the Claims and is not limited to the above description. Any modifications within the scope and spirit of the claims can be made.

an Industrial Applicability

[0033] According to the present invention, a semiconductor device that can adequately remove heat generated by the semiconductor element is provided, in addition, with the semiconductor device equipped with a light emitting element, a semiconductor device with excellent light emitting efficiency is provided.

Claims

so.

40

50

55

A semiconductor device, comprising:

a semiconductor element:

a substrate having an upper surface on which said element is mounted and a bottom surface which is positioned on the opposite side;

a ratio H/L beling 0.3 or greater, with L being the length in the long direction of a main surface of said semiconductor element, and H beling the distance from a semiconductor element mounting part on said upper surface of said substrate to said bottom surface.

2. A semiconductor device as described in Claim 1, wherein:

sald semiconductor element is a light emitting element;

a part of said substrate on which said element is mounted is formed as a cavity; and a metal layer is formed on said upper surface.

and a motor ray or so nominous our earlier appear admicale.

3. A semiconductor device as described in Claim 2, wherein:

there is a connection member which connects between said substrate and a terminal plate which supplies power to said semiconductor light emitting element;

said connection member is placed at a position separate from said cavity;

a means for preventing infiltration of said connection member into said cavity is provided on said upper surface adjacent to said connection member.

Amended claims under Art. 19.1 PCT

10

30

45

55

- 1. (Amended) A semiconductor device, comprising:
- a semiconductor element with an area for a main surface of 1 mm² or greater; a substrate having a thermal conductivity of 170 Wm/k. or greater and having an upper surface on which said element is mounted and a bottom surface which is positioned on the opposite side:
 - a ratio H/L being 0.3 or greater, with L being the length in the long direction of a main surface of said semiconductor element, and H being the distance from a semiconductor element mounting part on said upper surface of said substrate to said bottom surface.
 - 2. A semiconductor device as described in Claim 1, wherein:
- said semiconductor element is a light emitting element;
 a part of said substrate on which said element is mounted is formed as a cavity;
 and a most layer is formed on said upor surface.
 - 3. A semiconductor device as described in Claim 2, wherein:
- 29 there is a connection member which connects between said substrate and a terminal plate which supplies power to eaid semiconductor light emitting element; said connection member is placed at a position separate from said cavily;
 - a means for preventing infiltration of said connection member into said cavity is provided on said upper surface adjacent to said connection member.

FIG. 1





FIG. 2



9




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8



International application No. INTERNATIONAL SEARCH REPORT PCT/JP2004/002982 A. CLASSIFICATION OF SUBJECT MATTER Int.Cl7 H01133/00 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int.Cl' H01L33/00, H01L23/12, H01L21/52 Documentation searched other time minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Kobo 1922-1996 Toroku Jitsuyo Shinan Koho 1994-2004 1971-2004 Jitsuyo Shinan Toroku Kobo 1996-2004 Rokai Jitsuvo Shinan Koho Electronic data base consulted dering the international search (mane of data base and, whose practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No Category* JF 10-150227 A (Rohm Co., Ltd.); Y 02 June, 1998. (02.06.98), Par. Nos. [0017], (0030]; Figs. 1 to 6 2-3 (Family: none) X JP 2003-17754 A (Rohm Co., Ltd.), 17 January, 2003 (17.01.03), 2-3 Par. No. [0013]; Figs. 1 to 4. (Family: none) ٧ JP 11-26647 A (Sharp Corp.), 2-3 29 January, 1999 (29.01.59), Par. Nos. [0016] to [0020]; Fig. 1 (Family: none) Further documents are listed in the confisuation of Box C. See patent family annex. Special categories of cited decuments. later document published after the international filting down or priority date and not in conflict with the application but dilect to understand the principle or theory underlying the lavoration document defining the general state of the art which is not considered to be of particular relevance "E" enabler application or potent but published on or after the international document of particular reference; the claimed invention cannot be considered never or cannot be considered to involve an inventive step when the document is taken alone filing date "L" document which may throw doubts on priority chings) or which is sited to establish the publication date of mether citation or other special reason (as specifical) "X" document of particular reference; the claimed breation cannot be considered to involve an investive step valon the document is couplined with one or more other such documents, such combination being obvious to a person skilled in the art "O" document referring to an east disclorace, use, exhibition or other rueses document published prior to the international filing date but later than the priority date channel "E" decreased member of the same potent facility Date of the actual completion of the intermetional sourch 30 March, 2004 (30,03.04) Date of mailing of the international search report. 13 April, 2004 (13.04.04)

Authorized officer

Telephone No.

Name and mailing address of the ISA!

Japanese Patent Office

Form PCT/ISA/210 (second sheet) (January 2004)

INTERNATIONAL SEARCH REPORT

International application No.

	THE STATE OF THE S	PCT/JP2004/002982		
(Continuation).	DOCUMENTS CONSIDERED TO BE RELEVANT			
Category*	Citation of document, with indication, where appropriate, of the relev	aut passages	Relevant to elaiss No.	
Y	JP 60-74485 A (Toshiba Corp.), 26 April, 1985 (26.04.85), Full text; all drawings (Family: none)		3	
	1			
1				
1				
1				
1				
]				
1				
1				
1	: .			
1				

Form PCT/ISA/210 (continuation of second shoot) (Isrosary 2004)